Automatic Synthesis of Digital Circuits with Power Constraints

Authors

DOI:

https://doi.org/10.70577/cn9jyt30

Keywords:

automatic synthesis, digital circuits, power constraints, energy efficiency, FPGA, artificial intelligence.

Abstract

The growing demand for high-performance electronic systems has intensified the need to design digital circuits with lower energy consumption, especially in IoT, embedded systems, and intelligent processing applications, where power constraints represent a critical limitation. The objective of this research was to analyze automatic synthesis of digital circuits under power constraints, evaluating its impact on energy consumption, logic resource usage, and computational performance. A quantitative explanatory approach with a non-experimental design was applied, based on the analysis of 185 technical records from international organizations, semiconductor manufacturers, and FPGA simulation platforms and EDA tools. Statistical methods such as Pearson correlation, multiple linear regression, ANOVA, and Cronbach’s Alpha were used.

The main results showed that AI-based synthesis models reduced energy consumption by up to 41.38%, optimized LUT usage, and decreased system operating temperature. In addition, a strong correlation was identified between logic resource usage and energy consumption increase, confirming the direct influence of structural complexity on circuit efficiency. Consequently, automatic synthesis under power constraints enables the development of more efficient and sustainable digital architectures.

Downloads

Download data is not yet available.

References

Amézquita, N., Gómez, J., & Rincón, A. (2023). Preliminary approach for UAV-based multi-sensor platforms directed to low energy consumption. Ingeniería, 28(3).

Cabrera, A., Leyva, J., & Hernández, R. (2021). Módulo de inferencia difuso con base de conocimientos implementado en VHDL. Revista de Ingeniería Electrónica, Automática y Comunicaciones, 42(2), 34–45.

Enríquez, L., Pérez, M., & Hernández, J. (2023). Implementación y evaluación de la eficiencia del algoritmo CORDIC en FPGA. Pädi Boletín Científico de Ciencias Básicas e Ingenierías del ICBI, 11(Especial 4). https://doi.org/10.29057/icbi.v11iEspecial4.11385

García, C., Bermúdez, C., Tlelo, E., & Campos, E. (2023). FPGA implementation of a chaotic map with no fixed point. Electronics, 12(2), 444. https://doi.org/10.3390/electronics12020444

Guerra, Y., Ramírez, A., Hernández, A., & Rojas, N. (2022). Implementación hardware software de un sistema de estimación de DOA con súper resolución. Revista de Ingeniería Electrónica, Automática y Comunicaciones, 43(1), e2202.

Hernández, R., Fernández, C., & Baptista, P. (2022). Metodología de la investigación (7.ª ed.). McGraw-Hill.

Kumar, S., Singh, R., & Patel, M. (2023). Power-aware design techniques for FPGA-based systems. Microelectronics Journal, 130, 105350.

Li, H., Zhang, Y., & Chen, X. (2022). Machine learning-based power estimation in digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(8), 2456–2467.

Lin, J., Wang, Z., & Liu, Y. (2022). Early-stage power prediction for high-level synthesis design. ACM Transactions on Design Automation of Electronic Systems, 27(3), 1–21.

Martínez, J., & Gómez, L. (2021). Automatización del diseño digital y eficiencia energética en sistemas VLSI modernos. Ingeniería y Tecnología Electrónica, 11(4), 112–129.

Muñoz, P., Ramírez, C., & Gómez, L. (2023). Implementación en hardware para la medición de variables físicas mediante FPGA. Sapientía, 15(2).

Pasandi, M., Venkatesan, R., & Prasanna, V. (2021). Approximate logic synthesis for energy-efficient computing. IEEE Transactions on Very Large Scale Integration Systems, 29(5), 901–914.

Pérez, R., Molina, J., & Herrera, S. (2023). Inteligencia artificial aplicada a herramientas EDA para optimización energética en circuitos digitales. Revista Latinoamericana de Microelectrónica, 9(1), 33–49.

Rodríguez, C., & Herrera, P. (2022). Algoritmos metaheurísticos aplicados al diseño automático de FPGA de bajo consumo energético. Revista Científica de Sistemas Digitales, 7(2), 58–74.

Roy, K., Mukhopadhyay, S., & Mahmoodi, M. (2022). Leakage current mechanisms and techniques for low-power VLSI design. Proceedings of the IEEE, 110(2), 184–206.

Sánchez, D., Morales, F., & Ruiz, T. (2022). Desarrollo de hardware eficiente en América Latina: tendencias en diseño automatizado de circuitos. Revista Tecnológica Latinoamericana, 16(1), 91–108.

Sandoval, J., Herrera, J., Laguna, G., & Álvarez, J. (2023). Análisis numérico de atan2() para sistemas embebidos. Computación y Sistemas, 27(1), 79–93.

Sarramone, L., Vázquez, M., & Leiva, L. (2022). Implementación eficiente de controladores difusos en FPGA basados en síntesis de alto nivel. Elektron, 6(1), 20–28.

Wang, Z., Zhang, X., & Lee, D. (2021). Power optimization techniques in nanoscale CMOS circuits. IEEE Access, 9, 112345–112360.

Yang, S., Kim, H., & Park, J. (2022). FPGA resource utilization and power consumption correlation analysis. Microprocessors and Microsystems, 90, 104485.

Zhang, Y., Liu, Q., & Zhao, H. (2021). Multi-objective optimization in digital circuit design. Integration, the VLSI Journal, 78, 45–60.

Published

2025-09-07

How to Cite

Barreto Alvarez, J. Z. . (2025). Automatic Synthesis of Digital Circuits with Power Constraints. Innovación Integral, 2(3), 56-75. https://doi.org/10.70577/cn9jyt30

Similar Articles

1-10 of 58

You may also start an advanced similarity search for this article.